← Back to jobs

Design Verification Engineer

Skills

systemverilog

Description

We are seeking a Senior Formal Verification Engineer with 8–10 years of experience in semiconductor design verification and a strong focus on formal verification methodologies. The ideal candidate will have hands-on experience with Synopsys VC Formal and/or Cadence JasperGold, strong expertise in SystemVerilog Assertions (SVA) and formal property specification, and experience with FPV, connectivity checking, register verification, equivalence checking, and coverage analysis. The candidate shoul…

Get similar jobs in United States by email

We'll email you when new jobs similar to this one appear.

Similar jobs

Explore more Design Verification Engineer jobs in United States.

Finding similar jobs…