← Back to jobs

Functional Verification Engineer

Description

As a Functional Verification Engineer , you will be interfacing with architecture, design, physical implementation and software teams in order to make sure that the systems are performing to the highest level.

Your work may involve high-level modelling, UVM, HW/SW Co-Debug, Simulation Acceleration support.

The Role Reading and analysing the system

requirements

and architecture requirement documents.

Developing Verification environment development and maintenance in SystemVerilog/UVM/SystemC/C++…

Get similar jobs in Spain by email

We'll email you when new jobs similar to this one appear.

Similar jobs

Explore more Functional Verification Engineer jobs in Spain.

Finding similar jobs…